This site may earn a commission as part of the eBay Partner Network and Amazon Associates Program if you make a purchase through our links.

System-on-Chip Test Architectures: Nanometer Design for Testability: Volume .

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

68.13$ Buy It Now

Item186638759649Ebay Right Now
Seller simplybestprices-10to20dayshipping ( 474310 ⭐ ) 98.2%
Location: Hillsdale, AU, NSW
Accept Payments With ,
ShippingSee shipping cost, Ships to Australia, ...
GuaranteeeBay Money Back Guarantee
ConditionBrand New
EAN9780123739735
UPC9780123739735
ISBN9780123739735
FormatHardback, 856 pages
AuthorLaung-Terng Wang
Book TitleSystem-on-Chip Test Architectures: Nanometer Desig
Item Height4.1 cm
Item Length23.5 cm
Item Weight1.97 kg
Item Width19.5 cm
LanguageEng
PublisherElsevier Science & Technology

People who viewed this item also viewed

Explore more options

No more products to load